ShopSpell

VLSI Video/Image Signal Processing [Hardcover]

$170.99     $219.99   22% Off     (Free Shipping)
100 available
  • Category: Books (Technology &Amp; Engineering)
  • ISBN-10:  0792393422
  • ISBN-10:  0792393422
  • ISBN-13:  9780792393429
  • ISBN-13:  9780792393429
  • Publisher:  Springer
  • Publisher:  Springer
  • Pages:  172
  • Pages:  172
  • Binding:  Hardcover
  • Binding:  Hardcover
  • Pub Date:  01-Mar-1993
  • Pub Date:  01-Mar-1993
  • SKU:  0792393422-11-SPRI
  • SKU:  0792393422-11-SPRI
  • Item ID: 100936231
  • List Price: $219.99
  • Seller: ShopSpell
  • Ships in: 5 business days
  • Transit time: Up to 5 business days
  • Delivery by: Nov 24 to Nov 26
  • Notes: Brand New Book. Order Now.

Due to the progress in VLSI technology, integrated circuit chips are now available that allow video/image signal processing to be performed with a single VLSI chip or small sets of VLSI chips. Recent standardization on bandwidth compression schemes for still images (JPEG) and motion pictures (H.261, R723, MPEG) also encourage the development of VLSI video/image processors for cost-effective solutions. Furthermore, recent trends suggest that the standardization on HDTB bandwidth compression for broadcasting and storage purposes is just around the corner.
In terms of device technology, however, the progress achieved in increasing speed is not as high as that achieved by integration. The development of high speed systems is due to architectural effort, rather than device technology. This is why high speed architectures, such as those for special wired logic realization and for multi-processors are of great interest to VLSI system designers.
VLSI Video/Image Signal Processing is an edited volume of original research comprising invited contributions by leading researchers.
Introduction; T. Nishitani, P.H. Ang, F. Catthoor. VLSI in Picture Coding; T. Ishiguro. Single-Chip Image Sensors with a Digital Processor Array; R. Forchheimer, Keping Chen, C. Svensson, A. Odmark. An Image Processing System using Signal Multiprocessors (ISMPs); H. Nakahira, M. Maruyama, H. Ueda, H. Yamada. A Video-Rate JPEG Chip Set; P.A. Ruetz, Po Tong, D. Luthi, P.H. Ang. DCT/IDCT Processor for HDTV developed with DSP Silicon Compiler; T. Miyazaki, T. Nishitani, M. Edahiro, I. Onon, K. Mitsuhashi. A VLSI Based MIMD Architecture of a Multiprocessor System for Real-Time Video Processing Applications; K. Gaedke, H. Jeschke, P.lãÀ